Z80-CTC Z80A-CTC



The Zilog Z80 product line is a complete set of microcomputer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

The Z80-Counter Timer Circuit (CTC) is a programmable, four channel device that provides counting and timing functions for the Z80-CPU. The Z80-CPU configures the Z80-CTC's four independent channels to operate under various modes and conditions as required.

Structure

- N-Channel Silicon Gate Depletion Load Technology
- 28 Pin DIP
- Single 5 volt supply
- Single phase 5 volt clock
- Four independent programmable 8-bit counter/16-bit timer channels

Features

- Each channel may be selected to operate in either a counter mode or timer mode.
- Programmable interrupts on counter or timer states.

Product Specification


OCTOBER 1977

- A time constant register automatically reloads the down counter at zero and the cycle is repeated.
- Readable down counter indicates number of counts-to-go until zero.
- Selectable 16 or 256 clock prescaler for each timer channel.
- Selectable positive or negative trigger may initiate timer operation.
- Three channels have zero count/timeout outputs capable of driving Darlington transistors.
- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic.
- All inputs and outputs fully TTL compatible.

CTC Architecture

A block diagram of the Z80-CTC is shown in figure 1. The internal structure of the Z80-CTC consists of a Z80-CPU bus interface, internal control logic, four counter channels, and interrupt control logic. Each channel has an interrupt vector for automatic interrupt vectoring, and interrupt priority is determined by channel number with channel \emptyset having the highest priority.

The channel logic is composed of 2 registers, 2 counters and control logic as shown in figure 2. The registers include an 8-bit time constant register and an 8-bit channel control register. The counters include an 8-bit readable down counter and an 8-bit prescaler. The prescaler may be programmed to divide the system clock by either 16 or 256.



TM: Z80 is a trademark of Zilog, Inc.

Channel Counter and Register Description


Time Constant Register -8 bits, loaded by the CPU to initialize and re-load Down Counter at a count of zero.

Channel Control Register -8 bits, loaded by the CPU to select the mode and conditions of channel operation.


Down Counter – 8 bits, loaded by the Time Constant Register under program control and automatically at a

count of zero. At any time, the CPU can read the number of counts-to-go until a zero count. This counter is decremented by the prescaler in timer mode and CLK/TRIG in counter mode.

Prescaler – 8 bit counter, divides system clock by 16 or 256 for decrementing Down Counter. It is used in timer mode only.




Z80-CTC Pin Description



Z80-CTC Pin Description (continued)

ZC/TO ₁	Channel 1 Zero Count or Timeout (output, active high)	RD	Read Cycle Status from the Z80-CPU (input, active low)
ZC/TO ₂	Channel 2 Zero Count or Timeout (output, active high)	IEI IEO	Interrupt Enable In (input, active high) Interrupt Enable Out (output, active high).
$cs_1 - cs_{\emptyset}$	Channel Select (input, active high). These form a 2-bit binary address of the channel	IEO	IEI and IEO form a daisy chain connection for priority interrupt control
D7 -Dø	to be accessed. Z80-CPU Data Bus (bidirectional, tristate)	ĪŃT	Interrupt Request (output, open drain, active low)
CE	Chip Enable (input, active low)	RESET	RESET stops all channels from counting and resets channel interrupt enable bits in all
Φ	System Clock (input)		control registers. During reset time ZC/TO ₀₋₂
$\overline{M1}$	Machine Cycle One Signal from Z80-CPU (input, active low)		and INT go to the inactive states, IEO reflects the state of IEI, and the data bus output drivers go to the high impedance state (input, active
ĪORQ	Input/Output Request from Z80-CPU (input, active low)		low)

Timing Waveforms




3

Illustrated here is the timing for reading a channel's Down Counter when in Counter Mode. The value read onto the data bus reflects the number of external clock's rising edges prior to the rising edge of cycle (T_2) . No wait states are allowed for reading the CTC other than the automatically inserted (T_w^*) .

Than the auto MI DATA OUT INTERRUPT ACKNOWLEDGE CYCLE

IORO

Some time after an interrupt is requested by the CTC, the CPU will send out an interrupt acknowledge ($\overline{M1}$ and \overline{IORQ}). During this time the interrupt logic of the CTC will determine the highest priority channel which is requesting an interrupt. To insure that the daisy chain enable lines stabilize, channels are inhibited from changing their interrupt request status when $\overline{M1}$ is active. If the CTC Interrupt Enable Input (IEI) is active, then the highest priority interrupting channel places the contents of its interrupt vector register onto the Data Bus when \overline{IORQ} goes active. Additional wait cycles are allowed.




RETURN FROM INTERRUPT CYCLE

If a Z80 peripheral device has no interrupt pending and is not under service, then its IEO = IEI. If it has an interrupt under service (i.e. it has already interrupted and received an interrupt acknowledge) then its IEO is always low, inhibiting lower priority chips from interrupting. If it has an interrupt pending which has not yet been acknowledged, IEO will be low unless an "ED" is decoded as the first byte of a two byte opcode. In this case, IEO will go high until the next opcode byte is decoded, whereupon it will again go low. If the second byte of the opcode was a "4D" then the opcode was an RETI instruction.


After an "ED" opcode is decoded, only the peripheral device which has interrupted and is currently under service will have its IEI high and its IEO low. This device is the highest priority device in the daisy chain which has received an interrupt acknowledge. All other peripherals have IEI = IEO. If the next opcode byte decoded is "4D", this peripheral device will reset its "interrupt under service" condition.

Wait cycles are allowed in the $\overline{M1}$ cycles.



DAISY CHAIN INTERRUPT SERVICING


Illustrated at right is a typical nested interrupt sequence which may occur in the CTC. In this sequence channel 2 interrupts and is granted service. While this channel is being serviced, higher priority channel 1 interrupts and is granted service. The service routine for the higher priority channel is completed and a RETI instruction is executed to indicate to the channel that its routine is complete. At this time the service routine of lower priority channel 2 is completed.



CTC COUNTING AND TIMING


In the counter mode the rising or falling edge of the CLK input causes the counter to be decremented. The edge is detected totally asynchronously and must have a minimum CLK pulse width. However, the counter is synchronous with Φ therefore a setup time must be met when it is desired to have the counter decremented by the next rising edge of Φ .

In the timer mode the prescaler may be enabled by a rising or falling edge on the TRG input. As in the counter mode, the edge is detected totally asynchronously and must have a minimum TRG pulse width. However, when timing is to start with respect to the next rising edge of Φ a setup time must be met. The prescaler counts rising edges of Φ .



SELECTING AN OPERATING MODE

When selecting a channel's operating mode, bit \emptyset is set to 1 to indicate this word is to be stored in the channel control register.



Bit $7 = \emptyset$ Channel interrupts disabled.

Bit 7 = 1 Channel interrupts enabled to occur every time Down Counter reaches a count of zero. Setting Bit 7 does not let a preceding count of zero cause an interrupt.

Bit $6 = \emptyset$ Timer Mode — Down counter is clocked by the prescaler. The period of the counter is: $t_C \bullet P \bullet TC$

t_C = system clock period P = prescale of 16 or 256

TC = 8 bit binary programmable time constant (256 max)

Bit 6 = 1 Counter Mode — Down Counter is clocked by external clock. The prescaler is not used.

Bit $5 = \emptyset$ Timer Mode Only–System clock Φ is divided by 16 in prescaler.

Bit 5 = 1 Timer Mode Only–System clock Φ is divided by 256 in prescaler.

Bit $4 = \emptyset$ Timer Mode — negative edge trigger starts timer operation.

Counter Mode — negative edge decrements

the down counter.

Bit 4 = 1 Timer Mode — positive edge trigger starts timer operation.

Counter Mode — positive edge decrements the down counter.

Bit $3 = \emptyset$ Timer Mode Only — Timer begins operation on the rising edge of T_2 of the machine cycle following the one that loads the time constant.

Bit 3=1 Timer Mode Only — External trigger is valid for starting timer operation after rising edge of T_2 of the machine cycle following the one that loads the time constant. The Prescaler is decremented 2 clock cycles later if the setup time is met, otherwise 3 clock cycles.

Bit 2 = Ø No time constant will follow the channel control word. One time constant must be written to the channel to initiate operation.

Bit 2 = 1 The time constant for the Down Counter will be the next word written to the selected channel. If a time constant is loaded while a channel is counting, the present count will be completed before the new time constant is loaded into the Down Counter.

Bit $1 = \emptyset$ Channel continues counting.

Bit 1 = 1 Stop operation. If Bit 2 = 1 channel will resume operation after loading a time constant, otherwise a new control word must be loaded.

LOADING A TIME CONSTANT

An 8-bit time constant is loaded into the Time Constant register following a channel control word with bit 2 set. All zeros indicate a time constant of 256.

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D_0
TC7	TC ₆	TC ₅	TC4	TC3	TC ₂	TC ₁	тс0

LOADING AN INTERRUPT VECTOR

The Z80-CPU requires that an 8-bit interrupt vector be supplied by the interrupting channel. The CPU forms the address for the interrupt service routine of the channel using this vector. During an interrupt acknowledge cycle the vector is placed on the Z80 Data Bus by the highest priority channel requesting service at that time. The desired interrupt vector is loaded into the CTC by writing into channel \emptyset with a zero in D \emptyset . D7-D3 contain the stored interrupt vector, D2 and D1 are not used in loading the vector. When the CTC responds to an interrupt acknowledge, these two bits contain the binary code of the highest priority channel which requested the interrupt and D \emptyset contains a zero since the address of the interrupt service routine starts at an even byte. Channel \emptyset is the highest priority channel.

D ₇	D ₆	D ₅	D ₄	D3	D ₂	D ₁	D ₀
V ₇	V ₆	V ₅	V4	V ₃	X	X	0

A.C. Characteristics

 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted

Signal	Symbol	Parameter	Min	Max	Unit	Comments
	tc	Clock Period	400	[1]	ns	
Ф	$t_W(\Phi H)$	Clock Pulse Width, Clock High	170	2000	ns	
*	$t_W(\Phi L)$	Clock Pulse Width, Clock Low	170	2000	ns	
	t _r , t _f	Clock Rise and Fall Times		30	ns	
	tH	Any Hold Time for Specified Setup Time	0		ns	
CS, CE, etc.	t _S ⊕(CS)	Control Signal Setup Time to Rising Edge of Φ During Read or Write Cycle	160		ns	
	t _{DR} (D)	Data Output Delay from Rising Edge of RD During Read Cycle		480	ns	[2]
D D	t _{S⊕} (D)	Data Setup Time to Rising Edge of Φ During Write or M1 Cycle	60		ns	
D ₀ -D ₇	t _{DI} (D)	Data Output Delay from Falling Edge of IORQ During INTA Cycle		340	ns	[2]
	t _F (D)	Delay to Floating Bus (Output Buffer Disable Time)		230	ns	
IEI	t _S (IEI)	IEI Setup Time to Falling Edge of IORQ During INTA Cycle	200		ns	
	t _{DH} (10)	IEO Delay Time from Rising Edge of IEI		220	ns	[3]
150	t _{DL} (10)	IEO Delay Time from Falling Edge of IEI		190	ns	[3]
IEO	t _{DM} (IO)	IEO Delay from Falling Edge of M1 (Interrupt Occurring just Prior to M1)		300	ns	[3]
ĪORQ	t _{SΦ} (IR)	IORQ Setup Time to Rising Edge of Φ During Read or Write Cycle	250		ns	
M1	tSΦ(M1)	M1 Setup Time to Rising Edge of Φ During INTA or M1 Cycle	210		ns	
RD	t _{SΦ} (RD)	RD Setup Time to Rising Edge of Φ During Read or M1 Cycle	240		ns	
ĪNT	t _{DCK} (IT) t _{DΦ} (IT)	INT Delay Time from Rising Edge of CLK/TRG INT Delay Time from Rising Edge of Φ		$2t_{C}(\Phi) + 200$ $t_{C}(\Phi) + 200$		Counter Mode Timer Mode
	t _C (CK)	Clock Period Clock and Trigger Rise and Fall Times	2t _C (Φ)	50		Counter Mode
	t _S (CK) t _S (TR)	Clock Setup Time to Rising Edge of Φ for Immediate Count Trigger Setup Time to Rising Edge of Φ for Enabling of	210 210			Counter Mode Timer Mode
CLK/TRG ₀₋₃	t _W (CTH)	Prescaler on Following Rising Edge of Φ Clock and Trigger High Pulse Width	200			Counter and
	t _W (CTL)	Clock and Trigger Low Pulse Width	200			Timer Modes Counter and Timer Modes
	t _{DH} (ZC)	ZC/TO Delay Time from Rising Edge of Φ , ZC/TO High		190		Counter and Timer Modes
ZC/TO ₀₋₂	t _{DL} (ZC)	ZC/TO Delay Time from Falling Edge of Φ , ZC/TO Low		190		Counter and Timer Modes


Notes: [1] $t_C = t_W(\Phi H) + t_W(\Phi L) + t_r + t_f$.

[2] Increase delay by 10 nsec for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines.

[3] Increase delay by 2 nsec for each 10 pF increase in loading, 100 pF maximum

[4] RESET must be active for a minimum of 3 clock cycles.

OUTPUT LOAD CIRCUIT



Z80A-CTC

 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted


Signal	Symbol	Parameter	Min	Max	Unit	Comments
	tc	Clock Period	250	[1]	ns	
Φ	t _W (ΦH)	Clock Pulse Width, Clock High	105	2000	ns	
Ψ	$t_W(\Phi L)$	Clock Pulse Width, Clock Low	105	2000	ns	
	t _r , t _f	Clock Rise and Fall Times		30	ns	
	tH	Any Hold Time for Specified Setup Time	0		ns	
CS, CE, etc	t _{S⊕} (CS)	Control Signal Setup Time to Rising Edge of Φ During Read or Write Cycle	60		ns	
	t _{DR} (D)	Data Output Delay from Falling Edge of RD During Read Cycle		380	ns	[2]
D ₀ -D ₇	tS⊕(D)	Data Setup Time to Rising Edge of Φ During Write or M1 Cycle	50		ns	
	t _{DI} (D)	Data Output Delay from Falling Edge of IORG During INTA Cycle		160	ns	[2]
	t _F (D)	Delay to Floating Bus (Output Buffer Disable Time)		110	ns	
IEI	t _S (IEI)	IEI Setup Time to Falling Edge of IORQ During INTA Cycle	140		ns	
	t _{DH} (10)	IEO Delay Time from Rising Edge of IEI		160	ns	[3]
IEO	t _{DL} (10)	IEO Delay Time from Falling Edge of IEI		130	ns	[3]
TEO	t _{DM} (IO)	IEO Delay from Falling Edge of M1 (Interrupt Occurring just Prior to M1)		190	ns	[3]
ĪORQ	t _{S⊕} (IR)	IORQ Setup Time to Rising Edge of Φ During Read or Write Cycle	115		ns	
M1	t _{S⊕} (M1)	M 1 Setup Time to Rising Edge of Φ During INTA or M1 Cycle	90		ns	
RD	t _{SΦ} (RD)	RD Setup Time to Rising Edge of Φ During Read or M1 Cycle	115		ns	
ĪNT	$t_{DCK}(IT)$ $t_{D\Phi}(IT)$	INT Delay Time from Rising Edge of CLK/TRG INT Delay Time from Rising Edge of Φ		$2t_{C}(\Phi) + 140$ $t_{C}(\Phi) + 140$		Counter Mode Timer Mode
	t _C (CK)	Clock Period	2t _C (Φ)			Counter Mode
	t _r , t _f	Clock and Trigger Rise and Fall Times		30		
	tS(CK)	Clock Setup Time to Rising Edge of Φ for Immediate Count	130			Counter Mode
CLK/TRG ₀₋₃	t _S (TR)	Trigger Setup Time to Rising Edge of Φ for enabling of	130			Timer Mode
CLK/1HG0_3	t _W (CTH)	Prescaler on Following Rising Edge of Φ Clock and Trigger High Pulse Width	120			Counter and
	τγγ (Ο 1117	olock and migger mgm also water	120			Timer Modes
1.3	t _W (CTL)	Clock and Trigger Low Pulse Width	120			Counter and Timer Modes
	t _{DH} (ZC)	ZC/TO Delay Time from Rising Edge of Φ, ZC/TO High		120		Counter and Timer Modes
ZC/TO ₀₋₂	t _{DL} (ZC)	ZC/TO Delay Time from Rising Edge of Φ, ZC/TO Low		120		Counter and Timer Modes

Notes: [1] $t_C = t_W(\Phi H) + t_W(\Phi L) + t_r + t_f$. [2] Increase delay by 10 nsec for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines.

[3] Increase delay by 2 nsec for each 10 pF increase in loading, 100 pF maximum.

[4] RESET must be active for a minimum of 3 clock cycles.

OUTPUT LOAD CIRCUIT



Absolute Maximum Ratings

Temperature Under Bias Storage Temperature Voltage On Any Pin With Respect To Ground Power Dissipation 0° C to 70° C -65° C to +150° C

-0.3 V to +7 V 0.8W *Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics

TA = 0° C to 70° C, Vcc = 5 V ± 5% unless otherwise specified

Z80-CTC

Symbol	Parameter	Min	Max	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3	.45	V	
VIHC	Clock Input High Voltage [1]	V _{CC} 6	V _{CC} + .3	V	
VIL	Input Low Voltage	-0.3	0.8	V	
V_{IH}	Input High Voltage	2.0	VCC	V	
VOL	Output Low Voltage		0.4	V	I _{OL} = 2 mA
VOH	Output High Voltage	2.4		V	I _{OH} = -250 μA
Icc	Power Supply Current		120	mA	T _C = 400 nsec
ILI	Input Leakage Current		10	μΑ	$V_{IN} = 0$ to V_{CC}
ILOH	Tri-State Output Leakage Current in Float		10	μΑ	VOUT = 2.4 to VCC
ILOL	Tri-State Output Leakage Current in Float		-10	μΑ	V _{OUT} = 0.4V
IOHD	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5V
					$R_{EXT} = 390\Omega$


Z80A-CTC

Symbol	Parameter	Min	Max	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3	.45	V	
VIHC	Clock Input High Voltage [1]	V _{CC} 6	V _{CC} + .3	V	
VIL	Input Low Voltage	-0.3	8.0	V	
V_{IH}	Input High Voltage	2.0	Vcc	V	
VOL	Output Low Voltage		0.4	V	I _{OL} = 2 mA
VOH	Output High Voltage	2.4		V	$I_{OH} = -250 \mu A$
Icc	Power Supply Current		120	mA	T _C = 250 nsec
ILI	Input Leakage Current		10	μΑ	$V_{IN} = 0$ to V_{CC}
LOH	Tri-State Output Leakage Current in Float		10	μΑ	V _{OUT} = 2.4 to V _{CC}
LOL	Tri-State Output Leakage Current in Float		-10	μΑ	V _{OUT} = 0.4V
IOHD	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5V R _{EXT} = 390Ω

Capacitance

 $TA = 25^{\circ} C$, f = 1 MHz

Symbol	Parameter	Max.	Unit	Test Condition
C_{Φ}	Clock Capacitance	20	pF	Unmeasured Pins
CIN	Input Capacitance	5	pF	Returned to Ground
C _{OUT}	Output Capacitance	10	pF	



Package Package Outline Configuration 565 (14.4) - D2 - D D7 -De .520 (13.21) CLK/TRG PD. Z80-CTC ZC/TOg -- CLK/TRG1 (13.46) ZC/TO₁ CLK/TRG2 Z80A-CTC ZC/TO2 CLK/TRG3 IORO - CS1 INT ENABLE OUT CSa REND LINE INT RESET .120 INT FNARI F IN CHIP ENABLE M1 + .0095 ± .001 (.2413 ± .025) 100 (2.54) TYP 28 PLACES DIMENSIONS FOR METRIC SYSTEM IN PARENTHESES (mm.

- ZILOG U.S. DISTRIBUTORS -

EASTERN

Hallmark Electronics 4739 Commercial Drive Huntsville, AL 35805 TEL 205 837 8700 TWX 810 726 2187

Hallmark Electronics 1302 West McNab Road Fort Lauderdale, FL 33309 TEL 305 971 9280 TWX 510 956 9720

Hallmark Electronics 7233 Lake Ellenor Drive Orlando, FL 32809 TEL 305 855 3020 TWX 810 850 0183

Hallmark Electronics 3355 Amberton Drive Baltimore MD 21227 TEL 301 796 9300 TWX 710 862 1942

Hallmark Electronics 1208 Front Street Building K Raleigh, NC 27609 TEL 919 832 4465 TWX 510 928 1831

Hallmark Electronics Pike Industrial Park Huntington Valley, PA TEL 215 355 7300 TWX 510 667 1750

Summit 916 Main Street Buffalo, NY 14202 TEL 716 884 3450 Wilshire Electronics 2554 State Street Hamden, CT 06517 TEL 203 281 1166 TWX 800 922 1734

Wilshire Electronics 1855 New Highway Farmingdale, LI, NY 11735 TEL 516 293 5775 TWX 212 895 8707

Wilshire Electronics One Wilshire Road Burlington, MA 01803 TEL 617 272 8200 TWX 710 332 6359

Wilshire Electronics 1111 Paulison Avenue Clifton, NJ 07015 TEL 201 340 1900 TWX 710 989 7052

MIDWESTERN

Hallmark Electronics 180 Grossen Avenue Elk Grove Village, IL 60076 TEL 312 437 8800 TWX 910 223 3645

Hallmark Electronics 11870 West 91st Street Congleton Industrial Park Shawnee Mission, KS 66214 TEL 913 888 4747 TWX 910 749 6620 Hallmark Electronics 9201 Penn Avenue South Suite 10

Bloomington, MN 55435 TEL 612 884 9056 TWX 910 576 3187

Hallmark Electronics 13789 Rider Trail Earth City, MO 63045 TEL 314 291 5350 TWX 910 760 0671

Hallmark Electronics 6969 Worthington Galena Road Worthington, OH 43085 TEL 614 846 1882

Hallmark Electronics 4846 S. 83rd E. Avenue Tulsa, OK 74145 TEL 918 835 8458 TWX 910 845 2290

Hallmark Electronics 3100-A Industrial Terrace Austin, TX 78758 TEL 512 837 2841 TWX 910 874 2031 Hallmark Electronics 9333 Forest Lane Dallas, TX 75222 TEL 214 234-7400 TWX 910 867 4721

Hallmark Electronics 8000 W. Glenn Houston, TX 77063 TEL 713 781 6100 TWX 910 881 2711 Hallmark Electronics 237 South Curtis West Allis, WI 53214 TEL 414 476 1270 TWX 910 262 3186

RM Electronics 4860 South Division Kentwood, MI 49508 TEL 616 531 9300 TWX 810 273 8779

MOUNTAIN

Century Electronics 121 Elizabeth, NE Albuquerque, NM 87123 TEL 505 292 2700 TWX 910 989 0625

Century Electronics 2150 South 300 West Salt Lake City, UT 84115 TEL 801 487 8551 TWX 910 925 5686

Century Electronics 8155 West 48th Avenue Wheatridge, CO 80033 TEL 303 424 1985 TWX 910 938 0393

R. V. Weatherford Co. 3905 South Mariposa Englewood, CO 80110 TEL 303 761 5432 TWX 910 933 0173

WESTERN

Intermark Electronics 1802 E. Carnegie Avenue Santa Ana, CA 92705 TEL 714 540 1322 TWX 910 595 1583

Intermark Electronics 4040 Sorrento Valley Blvd. San Diego, CA 92121 TEL 714 279 5200 714 453 9005 TWX 910 335 1515

Intermark Electronics 1020 Stewart Drive Sunnyvale, CA 94086 TEL 408 738 1111 TWX 910 339 9312

R.V. Weatherford Co. 6921 San Fernando Road Glendale, CA 91201 TEL 213 849 3451 TWX 910 498 2223

R.V. Weatherford Co. 1550 Babbitt Avenue Anaheim, CA 92805 TEL 714 634 9600 TWX 910 593 1334

R.V. Weatherford Co. 1095 East Third Street Pomona, CA 91765 TEL 714 623 1261 TWX 910 581 3811 R.V. Weatherford Co. 3240 Hillview Avenue Stanford Industrial Park Palo Alto, CA 94304 TEL 415 493 5373

R.V. Weatherford Co. 3311 W. Earll Drive Phoenix, AZ 85017 TEL 602 272 7144 TWX 910 951 0636

Sterling Electronics 5608 6th Avenue South Seattle, WA 98108 TEL 206 762 9100 TLX 32-9652

CANADA

Future Electronics 5647 Ferrier Street Montreal, Quebec, CANADA H4P 2K5

ZILOG SALES OFFICES

NORTHEASTERN REGION

Zilog, Inc. P.O. Box R Carlisle, MA 01741 TEL 617 667 2179 TWX 710 347 6660

EASTERN REGION

Zilog, Inc. P.O. Box 92 Bergenfield, NJ 07625 TEL 201 385 9158

MIDWESTERN REGION

Zilog, Inc. 1701 Woodfield Place Suite 417 Schaumburg, IL 60195 TEL 312 885 8080 TWX 910 291 1064

WESTERN REGION

Zilog, Inc. 17982 Sky Park Circle Suite C Irvine, CA 92714 TEL 714 549 2891 TWX 910 595 2803

EUROPEAN HDQTS

Zilog (UK) Ltd. Nicholson House Maidenhead, Berkshire England TEL (0628) 36131/2/3 TWX 848 609

10460 Bubb Road, Cupertino, California 95014

03-0031-01

Zilog

Telephone: (408) 446-4666

TWX: 910-338-7621

Printed in U.S.A. Copyright © 1977 by Zilog, Inc.